Allegro DVT Showcases its HEVC/H.265 Video Encoder IP at DAC 2014

At DAC 2014, Allegro DVT will perform a live demonstration of its HEVC/H.265 encoder IP core. The demonstration will be conducted on a prototyping platform, demonstrating the features and video quality of our HEVC/H.265 encoder IP.

SAN FRANCISCO and GRENOBLE, France, May 29, 2014 --


At DAC 2014, Allegro DVT will perform a live demonstration of its HEVC/H.265 encoder IP core. The demonstration will be conducted on a prototyping platform, demonstrating the features and video quality of our HEVC/H.265 encoder IP.

High Efficiency Video Coding (HEVC), alias H.265, is the next generation video standard, which brings 50% bitrate savings compared to equivalent H.264/AVC encodings. HEVC is expected to be the mainstream video standard for the next decade, as it technically supersedes all other video formats.

Allegro DVT HEVC/H.265 encoder IP core supports Main and Main10 profiles, up to 4K resolutions.

Our implementation aims at providing the highest possible video quality, and really leverages the bit-rate saving potential provided by the new HEVC coding tools. With an optimized area and low power consumption, our IP is perfectly suited for high volume consumer applications, such as tablets, smartphones, digital & wearable cameras.

Thanks to the aggressive time to market of our IP, our customers can quickly tape out SoCs with cost optimized, high quality HEVC Main/Main10 profiles encoder. With the completion of our HEVC encoding IP, Allegro DVT now provides a comprehensive solution for H.264/AVC & H265/HEVC encoder and decoder IPs.

At DAC 2014, on our booth, we will also demonstrate:

*HEVC/H.265 Decoder IP, our fully compliant HEVC Main/Main10 profile decoder, capable to support real-time decoding of 4K x 2K@60fps resolution and beyond.

*H.264 Hardware Encoding & Codec IPs, with best-in-class video quality, minimized silicon area, optimized power consumption and an ultra-low end-to-end latency.

*WiGig WDE Codec IP, our silicon proven Wireless Display Extension (WDE) codec for next generation 60 GHz wireless technology: IEEE 802.11 ad/WiGig.

*HEVC/H.265 Compliance Streams, provide HEVC/H.265 decoder manufacturers with the perfect tool for validating their developments, and ensure compliance with this upcoming video standard.

For more information, come visit us at DAC 2014 - San Francisco, booth #410.

Allegro DVT is a leading provider of H.264/MPEG-4 AVC

Featured Product

BitFlow Introduces 6th Generation Camera Link Frame Grabber: The Axion

BitFlow Introduces 6th Generation Camera Link Frame Grabber: The Axion

BitFlow has offered a Camera Link frame grabbers for almost 15 years. This latest offering, our 6th generation combines the power of CoaXPress with the requirements of Camera Link 2.0. Enabling a single or two camera system to operate at up to 850 MB/S per camera, the Axion-CL family is the best choice for CL frame grabber. Like the Cyton-CXP frame grabber, the Axion-CL leverages features such as the new StreamSync system, a highly optimized DMA engine, and expanded I/O capabilities that provide unprecedented flexibility in routing. There are two options available; Axion 1xE & Axion 2xE. The Axion 1xE is compatible with one base, medium, full or 80-bit camera offering PoCL, Power over Camera Link, on both connectors. The Axion 2xE is compatible with two base, medium, full or 80-bit cameras offering PoCL on both connectors for both cameras. The Axion-CL is a culmination of the continuous improvements and updates BitFlow has made to Camera Link frame grabbers.